OneStart

Menu
Samsung S3F84B8 User Manual Manual pdf 319 page image

Samsung S3F84B8 User Manual

Also see for S3F84B8: Design guide

Page 1 previewPage 2 previewPage 3 previewPage 4 previewPage 5 previewPage 6 previewPage 7 previewPage 8 previewPage 9 previewPage 10 previewPage 11 previewPage 12 previewPage 13 previewPage 14 previewPage 15 previewPage 16 previewPage 17 previewPage 18 previewPage 19 previewPage 20 previewPage 21 previewPage 22 previewPage 23 previewPage 24 previewPage 25 previewPage 26 previewPage 27 previewPage 28 previewPage 29 previewPage 30 previewPage 31 previewPage 32 previewPage 33 previewPage 34 previewPage 35 previewPage 36 previewPage 37 previewPage 38 previewPage 39 previewPage 40 previewPage 41 previewPage 42 previewPage 43 previewPage 44 previewPage 45 previewPage 46 previewPage 47 previewPage 48 previewPage 49 previewPage 50 previewPage 51 previewPage 52 previewPage 53 previewPage 54 previewPage 55 previewPage 56 previewPage 57 previewPage 58 previewPage 59 previewPage 60 previewPage 61 previewPage 62 previewPage 63 previewPage 64 previewPage 65 previewPage 66 previewPage 67 previewPage 68 previewPage 69 previewPage 70 previewPage 71 previewPage 72 previewPage 73 previewPage 74 previewPage 75 previewPage 76 previewPage 77 previewPage 78 previewPage 79 previewPage 80 previewPage 81 previewPage 82 previewPage 83 previewPage 84 previewPage 85 previewPage 86 previewPage 87 previewPage 88 previewPage 89 previewPage 90 previewPage 91 previewPage 92 previewPage 93 previewPage 94 previewPage 95 previewPage 96 previewPage 97 previewPage 98 previewPage 99 previewPage 100 previewPage 101 previewPage 102 previewPage 103 previewPage 104 previewPage 105 previewPage 106 previewPage 107 previewPage 108 previewPage 109 previewPage 110 previewPage 111 previewPage 112 previewPage 113 previewPage 114 previewPage 115 previewPage 116 previewPage 117 previewPage 118 previewPage 119 previewPage 120 previewPage 121 previewPage 122 previewPage 123 previewPage 124 previewPage 125 previewPage 126 previewPage 127 previewPage 128 previewPage 129 previewPage 130 previewPage 131 previewPage 132 previewPage 133 previewPage 134 previewPage 135 previewPage 136 previewPage 137 previewPage 138 previewPage 139 previewPage 140 previewPage 141 previewPage 142 previewPage 143 previewPage 144 previewPage 145 previewPage 146 previewPage 147 previewPage 148 previewPage 149 previewPage 150 previewPage 151 previewPage 152 previewPage 153 previewPage 154 previewPage 155 previewPage 156 previewPage 157 previewPage 158 previewPage 159 previewPage 160 previewPage 161 previewPage 162 previewPage 163 previewPage 164 previewPage 165 previewPage 166 previewPage 167 previewPage 168 previewPage 169 previewPage 170 previewPage 171 previewPage 172 previewPage 173 previewPage 174 previewPage 175 previewPage 176 previewPage 177 previewPage 178 previewPage 179 previewPage 180 previewPage 181 previewPage 182 previewPage 183 previewPage 184 previewPage 185 previewPage 186 previewPage 187 previewPage 188 previewPage 189 previewPage 190 previewPage 191 previewPage 192 previewPage 193 previewPage 194 previewPage 195 previewPage 196 previewPage 197 previewPage 198 previewPage 199 previewPage 200 previewPage 201 previewPage 202 previewPage 203 previewPage 204 previewPage 205 previewPage 206 previewPage 207 previewPage 208 previewPage 209 previewPage 210 previewPage 211 previewPage 212 previewPage 213 previewPage 214 previewPage 215 previewPage 216 previewPage 217 previewPage 218 previewPage 219 previewPage 220 previewPage 221 previewPage 222 previewPage 223 previewPage 224 previewPage 225 previewPage 226 previewPage 227 previewPage 228 previewPage 229 previewPage 230 previewPage 231 previewPage 232 previewPage 233 previewPage 234 previewPage 235 previewPage 236 previewPage 237 previewPage 238 previewPage 239 previewPage 240 previewPage 241 previewPage 242 previewPage 243 previewPage 244 previewPage 245 previewPage 246 previewPage 247 previewPage 248 previewPage 249 previewPage 250 previewPage 251 previewPage 252 previewPage 253 previewPage 254 previewPage 255 previewPage 256 previewPage 257 previewPage 258 previewPage 259 previewPage 260 previewPage 261 previewPage 262 previewPage 263 previewPage 264 previewPage 265 previewPage 266 previewPage 267 previewPage 268 previewPage 269 previewPage 270 previewPage 271 previewPage 272 previewPage 273 previewPage 274 previewPage 275 previewPage 276 previewPage 277 previewPage 278 previewPage 279 previewPage 280 previewPage 281 previewPage 282 previewPage 283 previewPage 284 previewPage 285 previewPage 286 previewPage 287 previewPage 288 previewPage 289 previewPage 290 previewPage 291 previewPage 292 previewPage 293 previewPage 294 previewPage 295 previewPage 296 previewPage 297 previewPage 298 previewPage 299 previewPage 300 previewPage 301 previewPage 302 previewPage 303 previewPage 304 previewPage 305 previewPage 306 previewPage 307 previewPage 308 previewPage 309 previewPage 310 previewPage 311 previewPage 312 previewPage 313 previewPage 314 previewPage 315 previewPage 316 previewPage 317 previewPage 318 previewPage 319 previewPage 320 previewPage 321 previewPage 322 preview
Contents
  1. Table Of Contents
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Table Of Contents
  8. Table Of Contents
  9. Table Of Contents
  10. Table Of Contents
  11. Table Of Contents
  12. OVERVIEW OF S3F84B8 MICROCONTROLLER
  13. Key Features of S3F84B8
  14. Block Diagram of S3F84B8
  15. Pin Assignments
  16. Pin Descriptions
  17. Table 1-2 Pin Descriptions used to Read/Write the Flash ROM
  18. Pin Circuits
  19. Figure 1-5 Pin Circuit Type 1-1 (P1.0-1.2, P2.0-2.2, P2.4-2.7)
  20. ADDRESS SPACES
  21. Internal Program Memory (ROM)
  22. Smart Option
  23. Register Architecture
  24. Figure 2-3 Internal Register File Organization in S3F84B8
  25. Register Page Pointer (PP)
  26. Register Set 1
  27. Prime Register Space
  28. Working Registers
  29. Using The Register Points (RP)
  30. Figure 2-8 Non-Contiguous 16 Byte Working Register Block
  31. Register Addressing
  32. Common Working Register Area (C0H–CFH)
  33. Bit Working Register Addressing
  34. Figure 2-13 4-Bit Working Register Addressing Example
  36. Figure 2-15 8-Bit Working Register Addressing Example
  37. System and User Stack
  38. ADDRESSING MODES
  39. Register (R) Addressing Mode
  40. Indirect Register (IR) Addressing Mode
  41. Indirect Register (IR) Addressing Mode (Continued)
  43. Indirect Register (IR) Addressing Mode (Concluded)
  44. Indexed (X) Addressing Mode
  45. Indexed (X) Addressing Mode (Continued)
  46. Indexed (X) Addressing Mode (Concluded)
  47. Direct Address (DA) Mode
  48. Direct Address (DA) Mode (Continued)
  49. Indirect Address (IA) Mode
  50. Relative Address (RA) Mode
  51. Immediate Mode (IM)
  52. CONTROL REGISTERS
  53. ADCON — A/D Converter Control Register: FAH, BANK0
  54. AMTDATA — Anti-mis-trigger Data Register: F6H, BANK0
  55. BUZCON — BUZ Control Register: F7H, BANK0
  56. CLKCON — Clock Control Register: D4H, BANK0
  57. CMP0CON — Comparator0 Control Register: EAH, BANK0
  58. CMP1CON — Comparator1 Control Register: EBH, BANK0
  59. CMP2CON — Comparator1 Control Register: ECH, BANK0
  60. CMP3CON — Comparator1 Control Register: EDH, BANK0
  61. CMPINT — Comparator Interrupt Mode Control Register: EEH, BANK0
  62. FLAGS — System Flags Register: D5H, BANK0
  63. FMCON — Flash Memory Control Register: F5H, BANK1
  64. FMSECL — Flash Memory Sector Address Register (Low Byte): F8H, BANK1
  65. IMR — Interrupt Mask Register: DDH, BANK0
  66. IPH — Instruction Pointer (High Byte): DAH, BANK0
  67. IPR — Interrupt Priority Register: FFH, BANK0
  68. IRQ — Interrupt Request Register: DCH, BANK0
  69. OPACON — OP AMP Control Register: E0H, BANK1
  70. P0CONH — Port 0 Control Register (High Byte): E4H, Bank0
  71. P0CONL — Port 0 Control Register (Low Byte): E5H, BANK0
  72. P0INT — Port 0 Interrupt Control Register: E3H, BANK0
  73. P0PND — Port 0 Interrupt Pending Register: E6H, BANK0
  74. P1CON — Port 1 Control Register: E7H, BANK0
  75. P2CONH — Port 2 Control Register (High Byte): E8H, BANK0
  76. P2CONL — Port 2 Control Register (Low Byte): E9H, BANK0
  77. PWMCON — PWM Control Register: EFH, BANK0
  78. PWMCCON — PWM CMP Control Register: F0H, BANK0
  79. PWMDL — Comparator0 Output Delay Register: F5H, Bank0
  80. RESETID — Reset Source Indicating Register: F2H, BANK1
  81. RP0 — Register Pointer 0: D6H, BANK0
  82. SPL — Stack Pointer: D9H, BANK0
  83. SYM — System Mode Register: DEH, BANK0
  84. TACON — Timer A Control Register: E1H, BANK1
  85. TAPS — TA Pre-scalar Register: E2H, BANK1
  86. TCCON — Timer C Control Register: E5H, BANK1
  87. TCPS — TC Pre-scalar Register: E6H, BANK1
  88. TDCON — Timer D Control Register: E9H, BANK1
  89. TDPS — TD Pre-scalar Register: EAH, BANK1
  90. INTERRUPT STRUCTURE
  91. Interrupt Types
  92. S3F84B8 Interrupt Structure
  93. Interrupt Vector Addresses
  94. System-Level Interrupt Control Registers
  95. Interrupt Processing Control Points
  96. Peripheral Interrupt Control Registers
  97. System Mode Register (SYM)
  98. Interrupt Mask Register (IMR)
  99. Interrupt Priority Register (IPR)
  100. Interrupt Request Register (IRQ)
  101. Interrupt Pending Function Types
  102. Interrupt Source Polling Sequence
  103. Generating Interrupt Vector Addresses
  104. Instruction Pointer (IP)
  105. Procedure for Initiating Fast Interrupts
  106. INSTRUCTION SET
  107. Flags Register (FLAGS)
  108. Flag Descriptions
  109. Instruction Set Notation
  110. Table 6-4 Instruction Notation Conventions
  111. Table 6-5 Opcode Quick Reference
  112. Condition Codes
  113. Instruction Descriptions
  114. ADC — Add with Carry
  115. ADD — Add
  116. AND — Logical AND
  117. BAND — Bit AND
  118. BCP — Bit Compare
  119. BITC — Bit Complement
  120. BITR — Bit Reset
  121. BITS — Bit Set
  122. BOR — Bit OR
  123. BTJRF — Bit Test, Jump Relative on False
  124. BTJRT — Bit Test, Jump Relative on True
  125. BXOR — Bit XOR
  126. CALL — Call Procedure
  127. CCF — Complement Carry Flag
  128. CLR — Clear
  129. COM — Complement
  130. CP — Compare
  131. CPIJE — Compare, Increment, and Jump on Equal
  132. CPIJNE — Compare, Increment, and Jump on Non-Equal
  133. DA — Decimal Adjust
  134. DA — Decimal Adjust (Continued)
  135. DEC — Decrement
  136. DECW — Decrement Word
  137. DI — Disable Interrupts
  138. DIV — Divide (Unsigned)
  139. DJNZ — Decrement and Jump if Non-Zero
  140. EI — Enable Interrupts
  141. ENTER — Enter
  142. Figure 6-3 Example of the usage of EXIT statement
  143. IDLE — Idle Operation
  144. INC — Increment
  145. INCW — Increment Word
  146. IRET — Interrupt Return
  147. JP — Jump
  148. JR — Jump Relative
  149. LD — Load
  150. LD — Load (Continued)
  151. LDB — Load Bit
  152. LDC/LDE — Load Memory
  153. LDC/LDE — Load Memory (Continued)
  154. LDCD/LDED — Load Memory and Decrement
  155. LDCI/LDEI — Load Memory and Increment
  156. LDCPD/LDEPD — Load Memory with Pre-Decrement
  157. LDCPI/LDEPI — Load Memory with Pre-Increment
  158. LDW — Load Word
  159. MULT — Multiply (Unsigned)
  160. NEXT — Next
  161. NOP — No Operation
  162. OR — Logical OR
  163. POP — Pop From Stack
  164. POPUD — Pop User Stack (Decrementing)
  165. POPUI — Pop User Stack (Incrementing)
  166. PUSH — Push To Stack
  167. PUSHUD — Push User Stack (Decrementing)
  168. PUSHUI — Push User Stack (Incrementing)
  169. RCF — Reset Carry Flag
  170. RET — Return
  171. RL — Rotate Left
  172. RLC — Rotate Left Through Carry
  173. RR — Rotate Right
  174. RRC — Rotate Right Through Carry
  175. SB0 — Select Bank 0
  176. SBC — Subtract with Carry
  177. SCF — Set Carry Flag
  178. SRA — Shift Right Arithmetic
  179. RP/SRP0/SRP1 — Set Register Pointer
  180. STOP — Stop Operation
  181. SUB — Subtract
  182. SWAP — Swap Nibbles
  183. TCM — Test Complement Under Mask
  184. TM — Test Under Mask
  185. WFI — Wait for Interrupt
  186. XOR — Logical Exclusive OR
  187. CLOCK CIRCUIT
  188. Clock Status During Power-Down Modes
  189. RESET AND POWER-DOWN
  190. MCU Initialization Sequence
  191. Power-down Modes
  192. Idle Mode
  193. Hardware Reset Values
  194. I/O PORT
  195. Port 0
  196. Figure 9-1 Port 0 Control Register High Byte (P0CONH)
  197. Figure 9-2 Port 0 Control Register Low Byte (P0CONL)
  198. Figure 9-3 Port 0 Interrupt Control Register (P0INT)
  199. Figure 9-4 Port 0 Interrupt Pending Register (P0PND)
  200. Port 1
  201. Port 2
  202. Figure 9-6 Port 2 High-Byte Control Register (P2CONH)
  203. Figure 9-7 Port 2 Low-Byte Control Register (P2CONL)
  204. BASIC TIMER
  205. Basic Timer Control Register (BTCON)
  206. Basic Timer Function Description
  207. Figure 10-2 Oscillation Stabilization Time on RESET
  208. Figure 10-3 Oscillation Stabilization Time on STOP Mode Release
  209. BIT TIMER A
  210. Functional Description
  211. Timer A Control Register (TACON)
  212. Block Diagram of Timer A
  213. TIMER
  214. Functional Description of One 16-bit Timer Mode (Timer 0)
  215. Block Diagram of Timer 0
  216. Two 8-bit Timers Mode (Timer C and D)
  217. Figure 12-5 Timer C Prescaler Register (TCPS)
  218. Functional Description of Two 8-bit Timers Mode (Timer C and D)
  219. Figure 12-8 Timers C and D Function Block Diagram
  220. Pulse Width Modulation Mode (Timer D)
  221. A/D CONVERTER
  222. Using A/D Pins for Standard Digital Input
  223. Internal Reference Voltage Levels
  224. Conversion Timing
  225. COMPARATOR
  226. Figure 14-2 CMP Interrupt Mode Control Register (CMPINT)
  227. Comparator 1/2/3
  228. Figure 14-7 CMP Interrupt Mode Control Register (CMPINT)
  229. OPERATIONAL AMPLIFIER
  230. OPAMP Control Register
  231. Reference Circuit
  232. BIT IH-PWM
  233. Functional Description of 10-bit IH-PWM
  234. PWM Functional Description
  235. PWM Control Register (PWMCON)
  236. PWM CMP linkage Control Register (PWMCCON)
  237. Block Diagram of PWM Module
  238. Figure 16-6 Example of the cooperation of PWM and Comparator 0_Delay Trigger
  239. PROGRAMMABLE BUZZER
  240. BUZ Frequency Table (@4MHz)
  241. FLASH MCU ROM
  242. EMBEDDED FLASH MEMORY INTERFACE
  243. User Program Mode
  244. Flash Memory Control Registers (User Program Mode)
  245. Flash Memory Sector Address Registers
  246. Sector Erase
  247. Figure 19-7 Sector Erase Flowchart in User Program Mode
  248. Programming
  249. Figure 19-8 Byte Program Flowchart in a User Program Mode
  250. Figure 19-9 Program Flowchart in a User Program Mode
  251. Reading
  252. Hard Lock Protection
  253. LOW VOLTAGE RESET
  254. ELECTRICAL DATA
  255. Table 21-1 Absolute Maximum Ratings
  256. Figure 21-2 Operating Voltage Range @ External clock
  257. Figure 21-4 Stop Mode Release Timing When Initiated by a RESET
  258. Table 21-7 A/D Converter Electrical Characteristics
  259. Table 21-8 OP AMP Electrical Characteristics
  260. Table 21-11 Flash Memory AC Electrical Characteristics
  261. Figure 21-6 Circuit Diagram to Improve the EFT Characteristics
  262. DEVELOPMENT TOOLS
  263. Development System Configuration
  264. TB84B8 Target Board
  265. Figure 22-5 S3F84B8 Probe Adapter for 20-DIP Package
  266. Third Parties for Development Tools
  267. OTP/MTP Programmer (Writer)
  268. MECHANICAL DATA
Samsung S3F84B8 User Manual Manual pdf 319 page image
S3F84B8_UM_REV 1.00 22 DEVELOPMENT TOOLS22-922.4.1 OTP/MTP PROGRAMMER (WRITER)SPW-uniSingle OTP/MTP/Flash Programmer Supports Download/Upload and Data Edit functions Supports PC-based operation with USB port Supports full functions of OTP/MTP/Flash MCUprogrammer (Read, Program, Verify, Blank, andProtection) Fast programming speed (4Kbps) Supports the following Samsung devices:OTP/MTP/Flash MCU Low-cost Supports NOR Flash memory (SST, Samsung) Supports NAND Flash memory (SLC) New devices will be supported just by adding devicefiles or upgrading the software.SeminixTelephone: 82-2-539-7891Fax: 82-2-539-7819Email:sales@seminix.comURL:http://www.seminix.comGW-uniGang Programmer for OTP/MTP/Flash MCU 8 devices can be programmed at one time Fast programming speed: OTP (2Kbps)/MTP(10Kbps) Maximum buffer memory: 100Mbyte Operation mode: PC base/Standalone (no PC) Supports full functions of OTP/MTP (Read, Program, Checksum, Verify, Erase, Read Protection, andSmart option) Simple Graphical User Interface (GUI) Device information setting by automaticallygenerating device part number Supports LCD display and touch key (Standalonemode operation) System upgradable (Simple firmware upgrade byuser)SeminixTelephone: 82-2-539-7891Fax: 82-2-539-7819Email:sales@seminix.comURL:http://www.seminix.comAS-proOn-board Programmer for Samsung Flash MCU Portable and standalone Samsung OTP/MTP/Flash Programmer for after service Small size and light for portable use Supports full functions of Samsung OTP/MTP/Flashdevices Supports HEX file download via USB port from thePC Fast program and verify time (OTP: 2Kbps, MTP:10Kbps) Internal large buffer memory (118MBytes) Driver software runs on various operating systemsSeminixTelephone: 82-2-539-7891Fax: 82-2-539-7819Email: sales@seminix.comURL:http://www.seminix.com
/ 322
Related manuals for Samsung S3F84B8
Samsung S3F80P5X User Manual first page preview
Samsung S3F80P5X User Manual
Samsung S3C9444 User Manual first page preview
Samsung S3C9444 User Manual
Samsung S3P80C5 User Manual first page preview
Samsung S3P80C5 User Manual
Samsung S3C84I8 User Manual first page preview
Samsung S3C84I8 User Manual
Samsung S3C9228 User Manual first page preview
Samsung S3C9228 User Manual
Samsung S3C8248 User Manual first page preview
Samsung S3C8248 User Manual
Samsung S3C8275X User Manual first page preview
Samsung S3C8275X User Manual
Samsung S3C9454B User Manual first page preview
Samsung S3C9454B User Manual
Samsung S3C80M4/F80M4 User Manual first page preview
Samsung S3C80M4/F80M4 User Manual
Samsung KS57C0302 User Manual first page preview
Samsung KS57C0302 User Manual
This manual is suitable for:
S3F84B8
Product
Menu
Learn More
Menu
Legal
Menu
Copyright © 2024 OneStart. All Rights Reserved