Samsung KS57C2308 Manual

Contents

TIMERS and TIMER/COUNTERS KS57C2308/P2308/C2316/P231611-2BASIC TIMER (BT)OVERVIEWThe 8-bit basic timer (BT) has five functional components:— Clock selector logic— 4-bit mode register (BMOD)— 8-bit counter register (BCNT)— 8-bit watchdog timer mode register (WDMOD)— Watchdog timer counter clear flag (WDTCF)The basic timer generates interrupt requests at precise intervals, based on the frequency of the system clock.Basic timer’s counter register, BCNT, outputs timer pulses to the watchdog timer’s counter register, WDTCNTwhen an overflow occurs in BCNT. You can use the basic timer as a "watchdog" timer for monitoring systemevents or use BT output to stabilize clock oscillation when stop mode is released by an interrupt and followingRESET. Bit settings in the basic timer mode register BMOD turns the BT on and off, selects the input clockfrequency, and controls interrupt or stabilization intervals.Interval Timer FunctionThe measurement of elapsed time intervals is the basic timer's primary function. The standard interval is 256 BTclock pulses.To restart the basic timer, set bit 3 of the mode register BMOD to logic one. The input clock frequency and theinterrupt and stabilization interval are selected by loading the appropriate bit values to BMOD.2–BMOD.0.The 8-bit counter register, BCNT, is incremented each time a clock signal is detected that corresponds to thefrequency selected by BMOD. BCNT continues incrementing as it counts BT clocks until an overflow occurs. Anoverflow causes the BT interrupt request flag (IRQB) to be set to logic one to signal that the designated timeinterval has elapsed. An interrupt request is then generated, BCNT is cleared to logic zero, and countingcontinues from 00H.Oscillation Stabilization Interval ControlBits 2–0 of the BMOD register are used to select the input clock frequency for the basic timer. This setting alsodetermines the time interval (also referred to as “wait time”) required to stabilize clock signal oscillation whenpower-down mode is released by an interrupt. When a RESET signal is generated, the standard stabilizationinterval for system clock oscillation following a RESET is 31.3 ms at 4.19 MHz.Watchdog Timer FunctionThe basic timer can also be used as a “watchdog” timer to detect an inadvertent program loop, that is, system orprogram operation error. For this purpose, instruction that clears the watchdog timer (BITS WDTCF) within agiven period should be executed at proper points in a program. If an instruction that clears the watchdog timer isnot done within the period and the watchdog timer overflows, reset signal is generated and system is restartedwith reset status. An operation of watchdog timer is as follows:— Write some value (except #5AH) to Watchdog Timer Mode register, WDMOD.— Each time BCNT overflows, an overflow signal is sent to the watchdog timer counter, WDCNT.— If WDTCNT overflows, system reset will be generated.