OneStart

Abov MC97F2664 User Manual

Page 1 preview
Page 2 preview
Page 3 preview
Page 4 preview
Page 5 preview
Page 6 preview
Page 7 preview
Page 8 preview
Page 9 preview
Page 10 preview
Page 11 preview
Page 12 preview
Page 13 preview
Page 14 preview
Page 15 preview
Page 16 preview
Page 17 preview
Page 18 preview
Page 19 preview
Page 20 preview
Page 21 preview
Page 22 preview
Page 23 preview
Page 24 preview
Page 25 preview
Page 26 preview
Page 27 preview
Page 28 preview
Page 29 preview
Page 30 preview
Page 31 preview
Page 32 preview
Page 33 preview
Page 34 preview
Page 35 preview
Page 36 preview
Page 37 preview
Page 38 preview
Page 39 preview
Page 40 preview
Page 41 preview
Page 42 preview
Page 43 preview
Page 44 preview
Page 45 preview
Page 46 preview
Page 47 preview
Page 48 preview
Page 49 preview
Page 50 preview
Page 51 preview
Page 52 preview
Page 53 preview
Page 54 preview
Page 55 preview
Page 56 preview
Page 57 preview
Page 58 preview
Page 59 preview
Page 60 preview
Page 61 preview
Page 62 preview
Page 63 preview
Page 64 preview
Page 65 preview
Page 66 preview
Page 67 preview
Page 68 preview
Page 69 preview
Page 70 preview
Page 71 preview
Page 72 preview
Page 73 preview
Page 74 preview
Page 75 preview
Page 76 preview
Page 77 preview
Page 78 preview
Page 79 preview
Page 80 preview
Page 81 preview
Page 82 preview
Page 83 preview
Page 84 preview
Page 85 preview
Page 86 preview
Page 87 preview
Page 88 preview
Page 89 preview
Page 90 preview
Page 91 preview
Page 92 preview
Page 93 preview
Page 94 preview
Page 95 preview
Page 96 preview
Page 97 preview
Page 98 preview
Page 99 preview
Page 100 preview
Page 101 preview
Page 102 preview
Page 103 preview
Page 104 preview
Page 105 preview
Page 106 preview
Page 107 preview
Page 108 preview
Page 109 preview
Page 110 preview
Page 111 preview
Page 112 preview
Page 113 preview
Page 114 preview
Page 115 preview
Page 116 preview
Page 117 preview
Page 118 preview
Page 119 preview
Page 120 preview
Page 121 preview
Page 122 preview
Page 123 preview
Page 124 preview
Page 125 preview
Page 126 preview
Page 127 preview
Page 128 preview
Page 129 preview
Page 130 preview
Page 131 preview
Page 132 preview
Page 133 preview
Page 134 preview
Page 135 preview
Page 136 preview
Page 137 preview
Page 138 preview
Page 139 preview
Page 140 preview
Page 141 preview
Page 142 preview
Page 143 preview
Page 144 preview
Page 145 preview
Page 146 preview
Page 147 preview
Page 148 preview
Page 149 preview
Page 150 preview
Page 151 preview
Page 152 preview
Page 153 preview
Page 154 preview
Page 155 preview
Page 156 preview
Page 157 preview
Page 158 preview
Page 159 preview
Page 160 preview
Page 161 preview
Page 162 preview
Page 163 preview
Page 164 preview
Page 165 preview
Page 166 preview
Page 167 preview
Page 168 preview
Page 169 preview
Page 170 preview
Page 171 preview
Page 172 preview
Page 173 preview
Page 174 preview
Page 175 preview
Page 176 preview
Page 177 preview
Page 178 preview
Page 179 preview
Page 180 preview
Page 181 preview
Page 182 preview
Page 183 preview
Page 184 preview
Page 185 preview
Page 186 preview
Page 187 preview
Page 188 preview
Page 189 preview
Page 190 preview
Page 191 preview
Page 192 preview
Page 193 preview
Page 194 preview
Page 195 preview
Page 196 preview
Page 197 preview
Page 198 preview
Page 199 preview
Page 200 preview
Page 201 preview
Page 202 preview
Page 203 preview
Page 204 preview
Page 205 preview
Page 206 preview
Page 207 preview
Page 208 preview
Page 209 preview
Page 210 preview
Page 211 preview
Page 212 preview
Page 213 preview
Page 214 preview
Page 215 preview
Page 216 preview
Page 217 preview
Page 218 preview
Page 219 preview
Page 220 preview
Page 221 preview
Page 222 preview
Page 223 preview
Page 224 preview
Page 225 preview
Page 226 preview
Page 227 preview
Page 228 preview
Page 229 preview
Page 230 preview
Page 231 preview
Page 232 preview
Page 233 preview
Page 234 preview
Page 235 preview
Page 236 preview
Page 237 preview
Page 238 preview
Page 239 preview
Page 240 preview
Page 241 preview
Page 242 preview
Page 243 preview
Page 244 preview
Page 245 preview
Page 246 preview
Page 247 preview
Page 248 preview
Page 249 preview
Page 250 preview
Page 251 preview
Page 252 preview
Page 253 preview
Page 254 preview
Page 255 preview
Page 256 preview
Page 257 preview
Page 258 preview
Page 259 preview
Contents
  1. Table Of Contents
  2. Table Of Contents
  3. Table Of Contents
  4. Table Of Contents
  5. Table Of Contents
  6. Table Of Contents
  7. Table Of Contents
  8. Overview
  9. Features
  10. Ordering Information
  11. Development Tools
  12. Figure 1.2 PGMplusUSB (Single Writer)
  13. Block Diagram
  14. Pin Assignment
  15. Figure 3.2 MC97F2664L14 64LQFP-1414 Pin Assignment
  16. Package Diagram
  17. Figure 4.2 64-Pin LQFP-1414 Package
  18. Figure 4.3 64-Pin QFN Package
  19. Figure 4.4 44-Pin MQFP-1010 Package
  20. Pin Description
  21. Port Structures
  22. External Interrupt I/O Port
  23. Electrical Characteristics
  24. A/D Converter Characteristics
  25. Power-On Reset Characteristics
  26. Internal RC Oscillator Characteristics
  27. DC Characteristics
  28. AC Characteristics
  29. SPI Characteristics
  30. UART Characteristics
  31. I2C Characteristics
  32. Data Retention Voltage in Stop Mode
  33. Internal Flash Rom Characteristics
  34. Main Clock Oscillator Characteristics
  35. Sub Clock Oscillator Characteristics
  36. Main Oscillation Stabilization Characteristics
  37. Operating Voltage Range
  38. Recommended Circuit and Layout
  39. Recommended Circuit and Layout with SMPS Power
  40. Typical Characteristics
  41. Figure 7.21 SUB RUN (IDD3) Current
  42. Figure 7.23 STOP (IDD5) Current
  43. Memory
  44. Figure 8.1 Program Memory
  45. Data Memory
  46. Figure 8.3 Lower 128 Bytes RAM
  47. XRAM Memory
  48. Table 8-1 SFR Map Summary
  49. Table 8-2 Extended SFR Map Summary
  50. Table 8-3 SFR Map
  51. Table 8-4 Extended SFR Map
  52. I/O Ports
  53. Table 9-1 Port Register Map
  54. P7 Port
  55. Interrupt Controller
  56. External Interrupt
  57. Interrupt Vector Table
  58. Interrupt Sequence
  59. Effective Timing after Controlling Interrupt Bit
  60. Multi Interrupt
  61. Interrupt Enable Accept Timing
  62. Interrupt Timing
  63. Interrupt Register Description
  64. Peripheral Hardware
  65. Table 11-1 Clock Generator Register Map
  66. Basic Interval Timer
  67. Table 11-2 Basic Interval Timer Register Map
  68. Watch Dog Timer
  69. Figure 11.4 Watch Dog Timer Block Diagram
  70. Watch Timer
  71. Table 11-4 Watch Timer Register Map
  72. Timer 0/1/2/3
  73. Figure 11.6 8-Bit Timer/Counter Mode for Timer 0/1/2/3 (Where n = 0, 1, 2, and 3)
  74. Figure 11.8 8-Bit PWM Mode for Timer 0/1/2/3 (Where n = 0, 1, 2, and 3)
  75. Figure 11.9 PWM Output Waveforms in PWM Mode for Timer 0/1/2 (Where n = 0, 1, 2, and 3)
  76. Figure 11.10 8-Bit Capture Mode for Timer 0/1/2/3 (Where n = 0, 1, 2, and 3)
  77. Figure 11.11 Input Capture Mode Operation for Timer 0/1/2/3 (Where n = 0, 1, 2, and 3)
  78. Figure 11.13 8-Bit Timer 0/1/2/3 Block Diagram (Where n = 0, 1, 2, and 3)
  79. Table 11-6 Timer 0/1/2/3 Register Map
  80. Timer 4/5
  81. Figure 11.14 16-Bit Timer/Counter Mode for Timer 4/5 ( where n= 4 and 5)
  82. Figure 11.16 16-Bit Capture Mode for Timer 4/5 ( where n= 4 and 5)
  83. Figure 11.17 Input Capture Mode Operation for Timer 4/5 ( where n= 4 and 5)
  84. Figure 11.19 16-Bit PPG Mode for Timer 4/5 ( where n= 4 and 5)
  85. Figure 11.20 16-Bit PPG Mode Timming chart for Timer 4/5 ( where n= 4 and 5)
  86. Figure 11.21 16-Bit Timer 4/5 Block Diagram ( where n= 4 and 5)
  87. Timer 6/7/8/9
  88. Figure 11.22 16-Bit Timer/Counter Mode for Timer 6/7/8/9 ( where n= 6,7,8, and 9)
  89. Figure 11.24 16-Bit Capture Mode for Timer 6/7/8/9 ( where n= 6,7,8, and 9)
  90. Figure 11.25 Input Capture Mode Operation for Timer 6/7/8/9 ( where n= 6,7,8, and 9)
  91. Figure 11.27 16-Bit PPG Mode for Timer 6/7/8/9 ( where n= 6,7,8, and 9)
  92. Figure 11.28 16-Bit PPG Mode Timming chart for Timer 6/7/8/9 ( where n= 6,7,8, and 9)
  93. Figure 11.29 16-Bit Timer 6/7/8/9 Block Diagram ( where n= 6,7,8, and 9)
  94. Buzzer Driver
  95. Table 11-12 Buzzer Driver Register Map
  96. SPI 2/3
  97. Figure 11.32 SPI 2/3 Transmit/Receive Timing Diagram at CPHA = 0 (Where n = 2 and 3)
  98. Table 11-13 SPI 2/3 Register Map
  99. UART2/3/4
  100. Figure 11.34 UART Block Diagram(where n = 2,3, and 4)
  101. Figure 11.35 Clock Generation Block Diagram (where n = 2,3, and 4)
  102. Figure 11.36 Frame Format
  103. Figure 11.37 Start Bit Sampling (where n = 2,3, and 4)
  104. Figure 11.39 Stop Bit Sampling and Next Start Bit Sampling (where n = 2,3, and 4)
  105. Table 11-16 Examples of UARTnBD Settings for Commonly Used Oscillator Frequencies
  106. USI0/1 (UART + SPI + I2C)
  107. Figure 11.40 USI0/1 UART Block Diagram (Where n = 0 and 1)
  108. Figure 11.41 Clock Generation Block Diagram (USIn, where n = 0 and 1)
  109. Figure 11.42 Synchronous Mode SCKn Timing (USIn , where n = 0 and 1)
  110. Figure 11.43 Frame Format (USI0/1)
  111. Figure 11.44 Asynchronous Start Bit Sampling (USIn, where n = 0 and 1)
  112. Figure 11.46 Stop Bit Sampling and Next Start Bit Sampling (USIn, where n = 0 and 1)
  113. Table 11-18 CPOLn Functionality (where n = 0 and 1)
  114. Figure 11.47 USI0/1 SPI Clock Formats when CPHAn=0 (where n = 0 and 1)
  115. Figure 11.48 USI0/1 SPI Clock Formats when CPHAn=1 (where n = 0 and 1)
  116. Figure 11.49 USI0/1 SPI Block Diagram (where n = 0 and 1)
  117. Figure 11.50 Bit Transfer on the I2C-Bus (USIn, where n = 0 and 1)
  118. Figure 11.51 START and STOP Condition (USIn, where n = 0 and 1)
  119. Figure 11.53 Acknowledge on the I2C-Bus (USIn, where n = 0 and 1)
  120. Figure 11.54 Clock Synchronization during Arbitration Procedure (USIn, where n = 0 and 1)
  121. Figure 11.56 Formats and States in the Master Transmitter Mode (USIn, where n = 0 and 1)
  122. Figure 11.57 Formats and States in the Master Receiver Mode (USIn, where n = 0 and 1)
  123. Figure 11.58 Formats and States in the Slave Transmitter Mode (USIn, where n = 0 and 1)
  124. Figure 11.59 Formats and States in the Slave Receiver Mode (USIn, where n = 0 and 1)
  125. Figure 11.60 USI0/1 I2C Block Diagram (where n = 0 and 1)
  126. Table 11-19 USI0/1 Register Map (where n = 0 and 1)
  127. Baud Rate setting (example)
  128. Bit A/D Converter
  129. Figure 11.61 12-bit ADC Block Diagram
  130. Figure 11.64 ADC Operation for Align Bit
  131. Figure 11.65 A/D Converter Operation Flow
  132. Power Down Operation
  133. IDLE Mode
  134. STOP Mode
  135. Release Operation of STOP Mode
  136. Table 12-2 Power Down Operation Register Map
  137. RESET
  138. RESET Noise Canceller
  139. Figure 13.5 Configuration Timing when Power-on
  140. Table 13-2 Boot Process Description
  141. External RESETB Input
  142. Brown Out Detector Processor
  143. LVI Block Diagram
  144. Table 13-3 Reset Operation Register Map
  145. On-chip Debug System
  146. Two-Pin External Interface
  147. Figure 14.3 Data Transfer on the Twin Bus
  148. Figure 14.5 Start and Stop Condition
  149. Figure 14.7 Clock Synchronization during Wait Procedure
  150. Figure 14.8 Connection of Transmission
  151. Flash Memory
  152. Figure 15.1 Flash Program ROM Structure
  153. Table 15-1 Flash Memory Register Map
  154. Configure Option
  155. APPENDIX
/ 259
Related manuals for Abov MC97F2664
Abov MC97F60128 User Manual first page preview
Abov MC97F60128 User Manual
Abov MC97F6108A User Manual first page preview
Abov MC97F6108A User Manual
Abov MC96FM204 User Manual first page preview
Abov MC96FM204 User Manual
Abov MC96FR364B User Manual first page preview
Abov MC96FR364B User Manual
Abov MC96F6432A User Manual first page preview
Abov MC96F6432A User Manual
Abov MC95FG0128A User Manual first page preview
Abov MC95FG0128A User Manual
Abov MC80F0304 User Manual first page preview
Abov MC80F0304 User Manual
Abov A96G174 User Manual first page preview
Abov A96G174 User Manual
Abov A96G150 User Manual first page preview
Abov A96G150 User Manual
Abov A96G140 User Manual first page preview
Abov A96G140 User Manual
This manual is suitable for:
MC97F2664